09/19/00

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. NAK1-BM62

Total Pages in this Submission

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application Washington, D.C. 20231

Trans	smitte	ed he	rewith for	r filing under 3	5 U.S	_	d 37 C.F.R. 1.53	s(b) is a new utility patent app	olication for an
Inven	ition e	CC	ONTACT	LESS IC CAR	D FO	R PREVENTI MPLITUDE-M	NG INCORRECTION OF THE CONTRACT OF THE CONTRAC	CT DATA RECOVERY IN ARRIER WAVE	5.133
an <mark>d i</mark> r	nvente	ed by	y:						
		J	loji NAK.	ANE and Tatsu	umi S	UMI			3.55.E
<u>If</u> a C	ONT	INU/	ATION A	PPLICATION	, che	ck appropriate	box and supply	the requisite information:	
_ Whic	Conti	tinuat		_				of prior application No.:	
	Conti	inua	tion 🗀] Divisional		Continuation	n-in-part (CIP)	of prior application No.:	. <u></u>
₩hic			ition 🗆] Divisional		Continuation	n-in-part (CIP)	of prior application No.:	
Enclo	sed :	are:				Applicati	on Elements		
Ī 1.	X	Filir	ng fee as	calculated an	d trar	nsmitted as des	scribed below		
2 .	×	Spe	ecification	າ having	,	25	pages and ir	ncluding the following:	
	a.	X	Descrip	otive Title of the	e Inve	ention			
	b.	X	Cross F	References to	Relat	ed Application:	s (if applicable)		
	C.		Stateme	ent Regarding	, Fed€	erally-sponsore	ed Research/De	velopment (if applicable)	
	d.		Referer	nce to Microfic	he Ar	opendix <i>(if appl</i>	licable)		
	e.	X	Backgro	ound of the Inv	/entio	'n			
	f.	X	Brief Su	ummary of the	Inver	ntion			
	g.	\boxtimes	Brief De	escription of th	e Dra	awings <i>(if drawi</i>	ings filed)		
	h.	X	Detailed	d Description					
	i.	X	Claim(s)	s) as Classified	Belo	w			
	j.	X	Abstract	t of the Disclos	sure				

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. NAK1-BM62

Total Pages in this Submission

	Application Elements (Continued)						
	3.	X	Dra	wing(s) (when	necessary as prescribed by 35 USC 113)		
		a.	×	Formal	Number of Sheets		
		b.		Informal	Number of Sheets		
	4. Oath or Declaration						
		a.	X	Newly execut	ed (original or copy)		
		b.		Copy from a p	prior application (37 CFR 1.63(d)) (for continuation/divisional application only)		
		C.	X	With Power of	f Attorney		
orbitalis orbita		d.		Signed staten	F INVENTOR(S) nent attached deleting inventor(s) named in the prior application, 1.63(d)(2) and 1.33(b).		
	5.		Incorporation By Reference (usable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.				
Ų U	6.		Computer Program in Microfiche (Appendix)				
100	7.		Nuc	leotide and/or	Amino Acid Sequence Submission (if applicable, all must be included)		
j 1		a.		Paper Copy			
Topics		b.		Computer Rea	adable Copy (identical to computer copy)		
		C.		Statement Ve	rifying Identical Paper and Computer Readable Copy		
					Accompanying Application Parts		
8	8.	X	Assi	ignment Paper	s (cover sheet & document(s))		
ξ	9.		37 C	FR 3.73(B) St	atement (when there is an assignee)		
10).		Engl	lish Translatior	Document (if applicable)		
11	1.		Infor	mation Disclos	ure Statement/PTO-1449		
12	2.		Preli	iminary Amend	nent		
13	3. [×	Ackr	nowledgment p	ostcard		
14	١. [X	Certi	ificate of Mailin	∃		
		t		First Class	Express Mail (Specify Label No.): EL695200006US		

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. NAK1-BM62

Total Pages in this Submission

Accompanying Application Parts (Continued)								
			,-	Accompanying A	plication r	arts (Co	ntinued)	
15.	X	Certified C	opy of Priority	y Document(s) (if fo	oreign priori	ly is clair	ned)	
	_							
16.		Additional F	Enclosures (p	please identify belo	w):			
•								
				Fee Calcula	ation and Tr	ansmitt	al	
Top of the control of				CLAIMS A	AS FILED			
	For		#Filed	#Allowed	#Extra		Rate	Fee
Total C		·	14	- 20 =	0		\$18.00	\$0.00
Indep.			1			X		
				- 3 =	0	х	\$78.00	\$0.00
	e De	pendent Cir	aims (check	if applicable)				\$0.00
hope nemen 1 2 2 1 2 1							BASIC FEE	\$690.00
	R FE	EE (specify	purpose)	As	ssignment Re	cordatio	n Fee	\$40.00
Asiman Asiman Asiman Asiman			·				TOTAL FILING FEE	\$730.00
Tohus.	checl	k in the amo	ount of	\$730.00 to co	over the filing	a fee is (enclosed	
⊠ Th	ne Cor	mmissioner	r is hereby aut	thorized to charge	and credit D	eposit A		2
as				copy of this sheet		•		
I		=	e amount of overpayment.		s filing fee.			
l		· · · · · · · · · · · · · · · · · · ·		t. ling fees required u	undar 37 C.F	" D 1 16	·	
I							and 1.17. Notice of Allowance,	
			o 37 C.F.R. 1.		at the remain	95	Notice of Allowalios,	
Dated:	Sep	otember 19, 2	2000		PI 21 Ir	RICE and		

cc:

5

TITLE OF THE INVENTION

CONTACTLESS IC CARD FOR PREVENTING INCORRECT DATA RECOVERY IN DEMODULATION OF AN AMPLITUDE-MODULATED CARRIER WAVE

This application is based on an application No. H11-268632 filed in Japan, the content of which is hereby incorporated by reference.

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a contactless IC card for receiving a carrier wave amplitude-modulated with a modulation factor lower than 100% and demodulating the amplitude-modulated carrier wave to recover data carried thereon, and in particular relates to a technique for preventing incorrect data recovery in the demodulation.

Description of Related Art

In recent years, a contactless IC card system made up of an IC card and a reader/writer (hereinafter, "R/W") which performs contactless data communication with the IC card through a fixed-frequency carrier wave has been increasingly considered for adoption in systems such as train ticket collecting systems, security systems, and electronic cash systems. The general construction of such a contactless IC card system is briefly

5

explained below.

Fig. 1 shows the general construction of a contactless IC card system. As illustrated, the contactless IC card system is roughly made up of a contactless IC card 10 equipped with an IC 11 and a loop coil 12, and an R/W 30 equipped with a loop coil 21, a modulation/demodulation unit 22, a control unit 23, and an input/output unit 24.

The loop coil 21 serves as an antenna for transmitting/receiving a carrier wave which has been modulated with data, to/from the contactless IC card 10. The modulation/demodulation unit 22 modulates a carrier wave with data to be transmitted to the contactless IC card 10, or demodulates a carrier wave received from the contactless IC card 10 to recover data piggybacked thereon. The control unit 23 exercises control over the entire R/W 30, including control of modulated/demodulated data. The input/output unit 24 performs data input/output.

The R/W 30, which is installed in a train ticket collecting gate or the like, performs amplitude-modulation (ASK (Amplitude Shift Keying) modulation) on a carrier wave of a predetermined frequency (e.g. 13.56MHz) using data to be transmitted, and transmits the amplitude-modulated carrier wave to the contactless IC card 10 which is used for a season ticket or the like. Thus, for data transfer from the R/W 30 to the contactless IC card 10, ASK modulation is employed that defines digital data 0 and 1 in

5

accordance with the level of the amplitude of the carrier wave. Here, the modulation factor of the ASK modulation never reaches 100%. The use of ASK modulation with a modulation factor below 100% enables high speed transfer with a narrow occupied bandwidth, and therefore allows a contactless IC card to obtain a proper demodulated signal.

The contactless IC card 10 is a contactless IC card that contains no batteries. In this contactless IC card 10, the loop coil 12 receives the amplitude-modulated carrier wave from the R/W 30. The IC 11 demodulates the received carrier wave to recover the original data carried thereon, according to the demodulation method that corresponds to the modulation method employed in the R/W 30. The IC 11 then performs a predetermined process on the recovered digital data. After this, the contactless IC card 10 transmits a response signal to the R/W 30.

As is clear from the above description, data processing in the contactless IC card 10 is mainly conducted by the IC 11. The construction of this IC 11 is explained below.

Fig. 2 is a block diagram showing the construction of the IC 11. Since the contactless IC card 10 has no batteries, it derives DC power by rectifying the carrier wave transmitted from the R/W 30.

The IC 11 includes a rectifier 40 connected with the loop

5

coil 12 which serves as an antenna for transmitting/receiving a carrier wave to/from the R/W 30, a modulation/demodulation unit 41 connected with the rectifier 40, a control unit 42, a memory unit 43, and a voltage regulator circuit 44. Though the rectifier 40 and the modulation/demodulation unit 41 are connected in series in the figure, they may be connected in parallel.

Once the loop coil 12 has received the ASK-modulated carrier wave from the R/W 30, the rectifier 40 rectifies the carrier wave to generate a power supply voltage, and a demodulator circuit provided in the modulation/demodulation unit 41 demodulates the rectified carrier wave to obtain a demodulated signal.

Here, the demodulated signal contains not only data but also other information such as commands and addresses. The control unit 42 processes the demodulated signal based on these information, after which the data is stored in the memory unit 43. Here, the control by the control unit 42 is done in accordance with a clock signal generated from the carrier wave by a clock generator circuit (not shown in the figure).

The voltage regulator circuit 44 regulates the power supply voltage generated by the rectifier 40 not to exceed a certain threshold voltage. This voltage regulator circuit 44 is a so-called shunt regulator that can protect the circuits inside the contactless IC card 10 from getting damaged by overvoltage, in

5

cases such as where the distance between the contactless IC card 10 and the R/W 30 becomes too short.

A typical construction and operation of the demodulator circuit provided in the modulation/demodulation unit 41 in the contactless IC card 10 are explained next. Fig. 3 is a circuit diagram showing an example construction of the demodulator circuit.

A voltage is generated at both ends of the loop coil 12 when the loop coil 12 receives an ASK-modulated carrier wave from the R/W 30, and the generated voltage is inputted in the demodulator circuit as a power supply voltage (hereinafter, "Vdd") after undergoing rectification and envelope detection. Resistors 901 and 902 are coupled to the input of Vdd, and capacitors 903 and 904 are coupled to the junction (hereinafter, "node A") of the resistors 901 and 902. The capacitor 903 is a smoothing capacitor for eliminating noise which remains after the rectification by the rectifier 40.

The terminal of the capacitor 904 on the opposite side of node A is connected to one input terminal (hereinafter, "node B") of a comparator 908, with one end of node B being coupled with a resistor 905 that is connected to a reference voltage generator circuit for generating a reference voltage (hereinafter, "Vref"). The capacitor 904 and the resistor 905 constitute a differential circuit. Through this differential circuit, only high-frequency

5

components of Vdd having been voltage-divided by the resistors 901 and 902 are conveyed from node A to node B.

The reference voltage generator circuit is also connected to the other input terminal (hereinafter, "node C") of the comparator 908 through a resistor 906. The comparator 908 is equipped with a latch, and is constructed so as to invert its output (i.e. demodulated signal) when the input voltage of node B exceeds a certain level relative to the input voltage of node C. More specifically, the comparator 908 has a hysteresis characteristic between two threshold values (upper and lower threshold values with respect to Vref). With such a characteristic, it is possible to prevent the output of the comparator 908 from being inverted every time a slight change appears in power supply voltage waveform for some reason.

Fig. 4 is a timing chart showing the voltage level of each node in the demodulator circuit shown in Fig. 3. As illustrated, the power supply voltage (Vdd) generated from the ASK-modulated carrier wave received by the loop coil 12 is voltage-divided by the resistors 901 and 902, and the resultant voltage is developed at node A. Differential components of this voltage at node A are propagated to node B. If the voltage at node B exceeds any of the two threshold values (indicated by the upper and lower horizontal dotted lines in node B in the figure) with respect to the reference voltage (Vref) at node C, the demodulated signal is

5

inverted.

In the contactless IC card 10, the control unit 42 and the memory unit 43 consume power during their operations. since the contactless IC card 10 draws its power from radio waves, its source impedance is high. This being so, momentary power consumption causes a sharp drop in power supply voltage, thereby disturbing the power supply voltage waveform and inducing such noise as indicated by arrow A or C in Fig. 4. Meanwhile, this power supply voltage waveform also carries data and accompanying information which need to be recovered through demodulation. Therefore, if noise large enough to exceed any of the threshold values of the comparator 908 is induced by a disturbance in power supply voltage waveform, the output of the comparator 908 is erroneously inverted even when there is actually no change of a data value between 0 and 1. When this happens, the original data cannot be recovered correctly.

For instance, noise due to a voltage sag at point A causes incorrect judgement of data 1 as data 0 (from point A to point B), or a voltage increase due to a rebound at point C causes incorrect judgement of data 0 as data 1 (from point C to point D).

SUMMARY OF THE INVENTION

The present invention aims to prevent incorrect data recovery

5

caused by disturbances in power supply voltage waveform, in a contactless IC card that receives data from an R/W through ASK modulation with a modulation factor lower than 100%.

This object can be achieved by a contactless IC card including: a demodulator circuit which receives a carrier wave that has been ASK-modulated with digital data, and demodulates the ASK-modulated carrier wave to recover the digital data; and a suspending unit which suspends the demodulation by the demodulator circuit during periods where there is no possibility of a change of a data value in the digital data.

With this construction, demodulation is suspended during periods where there is no possibility of a change of a data value (data 0 to data 1, data 1 to data 0) in the data piggybacked on the carrier wave. In so doing, even if noise occurs in power supply voltage waveform, incorrect data recovery can be avoided.

Here, the demodulator circuit may include a detector circuit, a CR time constant circuit, a reference voltage generator circuit, and a comparator circuit. The demodulation may be suspended by establishing a short between the two inputs of the comparator circuit, by reducing the output voltage of the CR time constant circuit through a change in time constant of the CR time constant circuit, or by desensitizing the comparator circuit through an increase in width of the hysteresis of the comparator

5

circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects, advantages and features of the invention will become apparent from the following description thereof taken in conjunction with the accompanying drawings that illustrate a specific embodiment of the invention. In the drawings:

Fig. 1 shows the general construction of a contactless IC card system;

Fig. 2 is a block diagram showing the construction of an IC shown in Fig. 1;

Fig. 3 is a circuit diagram showing an example construction of a demodulator circuit equipped in a modulation/demodulation unit in the IC shown in Fig. 2;

Fig. 4 is a timing chart showing the voltage level of each node in the demodulator circuit in Fig. 3;

Fig. 5 is a circuit diagram showing an example construction of a demodulator circuit equipped in a modulation/demodulation unit in a contactless IC card according to the first embodiment of the invention;

Fig. 6 is a timing chart showing the voltage level of each node in the demodulator circuit in Fig. 5, together with the waveform of a demodulation suspend signal;

5

Fig. 7 is a circuit diagram showing an example construction of a demodulator circuit equipped in a modulation/demodulation unit in a contactless IC card according to the second embodiment of the invention;

Fig. 8 is a circuit diagram showing an example construction of a comparator in a demodulator circuit equipped in a modulation/demodulation unit in a contactless IC card according to the third embodiment of the invention;

Fig. 9 is a timing chart showing the voltage level of each node in the demodulator circuit of the third embodiment, together with the waveform of the demodulation suspend signal; and

Fig. 10 is a circuit diagram showing an example construction of a demodulator circuit as a variant of the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENT(S)

The following is a description of embodiments of the present invention with reference to the figures.

First Embodiment

Fig. 5 is a circuit diagram showing an example construction of a demodulator circuit equipped in a modulation/demodulation unit 41 in a contactless IC card 10 according to the first embodiment of the invention. This demodulator circuit differs with that shown in Fig. 3 in that it is equipped with a transistor 107 for short-circuiting the two input terminals

5

(nodes B and C) of a comparator 108 at predetermined timing to prevent the output of the comparator 108 from being inverted. The construction elements aside from the transistor 107, i.e. resistors 101 and 102, capacitors 103 and 104, resistors 105 and 106, and the comparator 108, are the same as those shown in Fig. 3, so that their detailed explanation has been omitted here.

To be more specific, node B and node C are respectively connected to the source and drain of the transistor 107, and a demodulation suspend signal is inputted in the gate of the transistor 107. With this construction, node B and node C are short-circuited while the demodulation suspend signal is on, thereby preventing the output of the comparator 108 from being inverted even if noise occurs in power supply voltage waveform.

Such a demodulation suspend signal is generated in the following manner. Fig. 6 is a timing chart showing the voltage level of each node in the demodulator circuit in Fig. 5, along with the waveform of the demodulation suspend signal.

The contactless IC card system embodied here conforms to ISO14443 Type B, whereby data of about 212kHz is piggybacked on a carrier wave of 13.56MHz. Though the modulation factor is set to be around 10% in this embodiment, the modulation factor is not limited to such. Also, the contactless IC card 10 here is provided with a clock generator circuit (not illustrated), from which a clock signal generated by frequency-dividing a received

10

5

carrier wave is supplied to the control unit 42, the memory unit 43, and the like. In this embodiment, a carrier wave of 13.56MHz is frequency-divided by 4, so that a clock signal of 3.39MHz is generated and supplied to the aforementioned construction elements of the contactless IC card 10.

Signals conveyed from the R/W 30 via the carrier wave include a dotting signal (e.g. "010101010") and a SYNC signal (e.g. "01010011") for establishing synchronization between the R/W 30 and the contactless IC card 10. Through the use of these signals, the control unit 42 detects the timing at which a rising or falling edge of the clock signal occurs, and the timing at which a change of a data value (data 0 to data 1, data 1 to data 0) may take place (i.e. the timing at which a transition from one bit to the succeeding bit occurs). With such detected timings, the control unit 42 can determine timings such as of reading the demodulated signal, of turning the demodulation suspend signal on, and of accessing the memory unit 43.

For instance, on receiving the SYNC signal, the control unit 42 starts counting the number of edges of the clock signal using an internal counter, and turns the demodulation suspend signal on at a rising edge (e.g. at point B) following a rising edge (e.g. at point A) where a change of a data value may take place. Since the demodulation suspend signal is inputted in the gate of the transistor 107, node B and node C are short-circuited while the

5

demodulation suspend signal is on. Accordingly, even when noise occurs in power supply voltage waveform during this period, the output (demodulated signal) of the comparator 108 is kept from being inverted. In the meantime, the control unit 42 accesses the memory unit 43 while the demodulation suspend signal is on. Once the time has come when there is no danger of noise caused by the access to the memory unit 43, the control unit 42 turns the demodulation suspend signal off (e.g. at point C), to resume the demodulation of the data piggybacked on the carrier wave. In Fig. 6, for example, there is a possibility that a change of a data value may take place at point A and/or point D, so that the control unit 42 exercises such a control that turns the demodulation suspend signal off at least prior to these points.

In so doing, even if noise appears in power supply voltage waveform due to an access made to the memory unit 43 or other cause, incorrect data recovery can be avoided.

Second Embodiment

In the first embodiment, the demodulation suspend signal is applied to the gate of the transistor 107 to cause a short between node B and node C, so as to prevent incorrect data recovery caused by occurrence of noise in power supply voltage waveform. In the second embodiment, on the other hand, the time constant of the differential circuit made up of the capacitor 104 and the resistor 105 is increased when the demodulation suspend

5

signal becomes on, to keep the voltage at node B from exceeding the threshold value of the comparator 108 even if noise occurs in power supply voltage waveform.

Fig. 7 is a circuit diagram showing an example construction of a demodulator circuit equipped in the modulation/demodulation unit 41 in the contactless IC card 10 according to the second embodiment of the invention. As shown in the figure, a new capacitor 109 is connected in parallel with the capacitor 103, and the transistor 107 is connected to the capacitor 109, with the demodulation suspend signal being inputted in the gate of the transistor 107. With this construction, the time constant of the CR time constant circuit made up of the capacitor 104 and the resistor 105 is sustained at a higher level while the demodulation suspend signal is on.

As a result, even when noise appears in power supply voltage waveform, the voltage at node B will not exceed the threshold value in the comparator 108, so that the output of the comparator 108 can be kept from being inverted. Here, it is preferable to optimize the capacitance of the capacitor 109 in consideration of the threshold values of the comparator 108 so that the voltage at node B when noise arises will not exceed any of the threshold values.

Third Embodiment

In the third embodiment, the width of the hysteresis of the

5

comparator 108 is increased (i.e. the upper and lower threshold values of the comparator 108 are respectively increased and decreased by a certain amount) when the demodulation suspend signal becomes on, to thereby prevent incorrect data recovery caused by occurrence of noise in power supply voltage waveform.

Fig. 8 is a circuit diagram showing an example construction of a comparator 108 in a demodulator circuit according to this embodiment. This comparator 108 includes P-channel MOS transistors (hereinafter, "PchMOS transistor") 301 to 305 and N-channel MOS transistors (hereinafter, "NchMOS transistor") 306 to 315. The power supply voltage (Vdd) is inputted in the sources of the PchMOS transistors 301, 304, and 305.

Also, a bias for current control is applied to the gate of the PchMOS transistor 301. The level of this bias voltage is not particularly limited, but is determined based on Vdd and Vref. The voltage of node B is applied to the gate of the PchMOS transistor 302, and the voltage (Vref) of node C is applied to the gate of the PchMOS transistor 303.

Further, the demodulation suspend signal is inputted in the gates of the NchMOS transistors 308 and 312. As a result, the upper and lower threshold values in the comparator 108 are sustained respectively at higher and lower levels while the demodulation suspend signal is on, with it being possible to prevent incorrect data recovery.

5

Fig. 9 is a timing chart showing the voltage level of each node in the demodulator circuit of the third embodiment, together with the waveform of the demodulation suspend signal. As illustrated, even when the input voltage at node B changes due to occurrence of noise (e.g. at point C), the upper and lower threshold values in the comparator 108 are maintained respectively at higher and lower levels while the demodulation suspend signal is on (e.g. from point A to point B), so that the inversion of the demodulated signal will not occur despite the presence of the noise.

Thus, incorrect data recovery caused by noise in power supply voltage waveform can be prevented by varying the width of the hysteresis of the comparator 108.

Modifications

While the present invention has been described based on the foregoing embodiments, the invention is not limited to such. For instance, the following modifications are possible.

- (1) The first to third embodiments may be used in varying combinations.
- (2) In the above embodiments, the invention has been applied to the demodulator circuit in which the voltage-divided signal of the power supply voltage (Vdd) flows through the differential circuit made up of the capacitor 104 and the resistor 105 and the resulting differential waveform is inputted in the comparator

5

108.

However, the invention may also be applied to demodulator circuits of different constructions. Fig. 10 illustrates an application of the invention to a demodulator circuit of a construction different with that embodied above. This demodulator circuit includes PchMOS transistors 401 to 403, NchMOS transistors 404 to 406, a capacitor 407, and a comparator 408. The power supply voltage (Vdd) is applied to the source of the PchMOS transistor 401, and the reference voltage (Vref) is applied to the gates of the NchMOS transistors 404 and 405. Here, one input of the comparator 408 is referred to as node A, and the other input as node B.

This demodulator circuit operates on the following principle. When Vdd decreases, the change in voltage at node B to which the capacitor 407 is connected appear slower than the change in voltage at node A. Which is to say, in the event of a Vdd drop, the voltage at node A remains below the voltage at node B for a certain period. When this happens, the comparator 408 detects the Vdd drop and drives the demodulated signal low. The same principle applies to the case of a Vdd increase.

However, given that power consumption of the memory unit 43 or the like is quite large, it may induce noise in power supply voltage waveform large enough to be mistaken as a change of a data value, thereby causing incorrect data recovery. To prevent

this, the transistor 406 is inserted between node A and node B and the demodulation suspend signal is inputted in the gate of the transistor 406, in order to short-circuit node A and node B.

Although the present invention has been fully described by way of examples with reference to the accompanying drawings, it is to be noted that various changes and modifications will be apparent to those skilled in the art. Therefore, unless such changes and modifications depart from the scope of the present invention, they should be construed as being included therein.

What is claimed is:

1

2

3

5

6

7

8

9

10

11

12

13

14

15

1. A contactless IC card comprising:

a demodulator circuit which receives a carrier wave that has been ASK-modulated with digital data, and demodulates the ASK-modulated carrier wave to recover the digital data; and

suspending means which suspends the demodulation by the demodulator circuit during periods where there is no possibility of a change of a data value in the digital data.

2. The contactless IC card of Claim 1, wherein the demodulator circuit includes:

a detector circuit which detects an envelope of the ASK-modulated carrier wave;

a reference voltage generator circuit which outputs a reference voltage;

a differential circuit which receives the envelope from the detector circuit, and outputs differential components of the received envelope based on the reference voltage; and

a comparator circuit which includes a first input terminal for receiving the output of the differential circuit, a second input terminal for receiving the output of the reference voltage generator circuit, and an output terminal, compares a voltage at the first input terminal and a voltage at the second input terminal, and inverts an output of the output terminal if a

difference between the two voltages exceeds a predetermined value.

3. The contactless IC card of Claim 2, wherein the suspending means includes:

4.

a short-circuit control circuit which short-circuits the first input terminal and the second input terminal during the periods where there is no possibility of a change of a data value in the digital data; and

a short-circuit control signal output circuit which outputs a short-circuit control signal to the short-circuit control circuit, to indicate the periods during which there is no possibility of a change of a data value in the digital data.

4. The contactless IC card of Claim 3,

wherein the short-circuit control circuit is a transistor whose source and drain are connected to different terminals out of the first and second input terminals of the comparator circuit, and whose gate receives the short-circuit control signal.

5. The contactless IC card of Claim 4,

wherein the short-circuit control signal output circuit includes:

a clock generator circuit which generates a clock signal;

a counter which counts the number of edges of the clock 6

signal; and controlling means which exercises control so that the short-

8 9

circuit control signal is asserted when the count in the counter reaches a predetermined number.

1

2

C

4

6. The contactless IC card of Claim 5, further comprising a memory which stores the recovered digital data under the

control by the controlling means,

value in the digital data; and

wherein the controlling means accesses the memory during periods where the short-circuit control signal stays asserted.

7. The contactless IC card of Claim 2,

wherein the differential circuit is a CR time constant circuit, and

wherein the suspending means includes:

5

6

a time constant increase circuit which sustains a time constant of the CR time constant circuit at a higher level during

7

the periods where there is no possibility of a change of a data

8

a time constant control signal output circuit which outputs

10

9

a time constant control signal to the time constant increase

11

circuit, to indicate the periods during which there is no

wherein the time constant increase circuit includes:

second capacitor included in the CR time constant circuit; and

first capacitor, and receives the time constant control signal

from the time-constant control signal output circuit.

a first capacitor which is connected in parallel with a

a switching element which is connected in series with the

wherein the time constant control signal output circuit

a clock generator circuit which generates a clock signal;

a counter which counts the number of edges of the clock

controlling means which exercises control so that the time

constant control signal is asserted when the count in the counter

22

8. The contactless IC card of Claim 7,

- 1
- 2
- 3
- 4
- 6

- 2
- 4
- 6
- 7 8
- 9

- 5
- 7
 - 9. The contactless IC card of Claim 8,
 - wherein the switching element is a transistor whose source
 - or drain is connected with the first capacitor, and whose gate receives the time constant control signal.

includes:

signal; and

reaches a predetermined number.

- 10. The contactless IC card of Claim 7,
- 3
- 5



11

12

13

14

15

16

1

2

4

5

6

11. The contactless IC card of Claim 10, further comprising

a memory which stores the recovered digital data under the control by the controlling means,

wherein the controlling means accesses the memory during periods where the time constant control signal stays asserted.

12. The contactless IC card of Claim 2,

wherein the comparator circuit has a hysteresis between upper and lower threshold values with respect to the reference voltage, the upper threshold value being a sum of the predetermined value and the reference voltage, and the lower threshold value being a difference of the predetermined value from the reference voltage,

wherein the suspending means includes

a hysteresis control signal output circuit which outputs a hysteresis control signal to the comparator circuit, to indicate the periods during which there is no possibility of a change of a data value in the digital data, and

wherein the comparator circuit includes

a hysteresis control circuit which sustains the predetermined value at a higher level to thereby sustain the width of the hysteresis at a greater level, during the periods where there is

3≛ Ţ C

5

6

13. The contactless IC card of Claim 12,

wherein the hysteresis control signal output circuit

a clock generator circuit which generates a clock signal;

a counter which counts the number of edges of the clock

controlling means which exercises control so that the hysteresis control signal is asserted when the count in the counter reaches a predetermined number.


14. The contactless IC card of Claim 13, further comprising

a memory which stores the recovered digital data under the control by the controlling means,


wherein the controlling means accesses the memory during periods where the hysteresis control signal stays asserted.


ABSTRACT OF THE DISCLOSURE


In a contactless IC card that performs envelope detection on an ASK-modulated carrier wave and demodulates the carrier wave to recover data piggybacked thereon, demodulation is suspended during periods where there is no possibility of a change of a data value (from data 0 to data 1, or from data 1 to data 0) in the digital data piggybacked on the carrier wave. In so doing, incorrect data recovery can be prevented even when noise arises in power supply voltage waveform due to power consumption of an internal memory or the like.





7. t


















Fig. 7









Docket No.

Patent and Trademark Office-U.S. DEPARTMENT OF COMMERCE

Declaration and Power of Attorney For Patent Application English Language Declaration

As a below named inventor, I hereby declare that:

1 PTO-SB-01 (9-95) (Modified)

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

CONTACTLESS IC CARD FOR PREVENTING INCORRECT DATA RECOVERY IN DEMODULATION OF AN AMPLITUDE-MODULATED CARRIER WAVE

the specification of wh	nich		
(check one)			
⊠_is attached hereto	· ·	as United States Application No.	or PCT International
Application Numb	er		
and was amended	d on		
		(if applicable)	
I hereby state that I h	ave reviewed and und as amended by any a	derstand the contents of the above in mendment referred to above.	dentified specification,
Section 1.56 I hereby claim foreig	material to patentabil on priority benefits ur or foreign application(Jnited States Patent and Trademark ity as defined in Title 37, Code of oder Title 35, United States Code, s) for patent or inventor's certificate	Section 119(a)-(d) or , or Section 365(a) of
States listed below a	and have also identific ertificate or PCT Inter	designated at least one country of designation at least one country of designated at least one country of designation at least one country of designati	toteign application for
Prior Foreign Applica	tion(s)		Priority Not Claimed
11-268632	Japan	22/September/19	99 🗆
(Number)	(Country)	(Day/Month/Year Filed)	
(Number)	(Country)	(Day/Month/Year Filed)	
(Number)	(Country)	(Day/Month/Year Filed)	

P02/REV02

(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	•
(Application Serial No.)	(Filing Date)	
Office all information known to me section 1.56 which became available PCT International filing date of this in the control of	e to be material to patental e between the filing date of	United States Patent and Trademark pility as defined in Title 37, C. F. R. the prior application and the nationa (Status) (patented, pending, abandoned)
tring) conf.	Name and the second	
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Joseph W. Price, Reg. No. 25,124 Albin H. Gess, Reg. No. 25,726 Franklin D. Ubell, Reg. No. 27,009 Doyle B. Johnson, Reg. No. 39,240 Michael J. Moffatt, Reg. No. 39,304 Bradley D. Blanche, Reg. No. 38,387

Send Correspondence to:	Joseph W. Price PRICE, GESS & UBELL 2100 S.E. Main St., Ste. 250 Irvine, CA 92614		
Direct Telephone Calls to: Joseph W. Price, 949/261-8433	(name and telephone number)		
b light or the control of			
Full name of sole or first inventor	Joji NAKANE		
Sole or first Inventor's signature	Ibji Nakane		Date 12/September/2000
Residence 5-9-23, J	ingu, Nara-shi, Nara-ken,	631-0804,	Japan
Cilizenship Japan			
Post Office Address same	as residence		

Full name of	second Inventor, if any	Tatsumi SUM	11		
Second Inven	tor's signature	Tatsumi	Sumi		Date eptember/2000
Residence	1-2-20-401 Japan	, Kosobe-cho,	Takatsuki-shi,	Osaka-fu,	569-1115
Cilizenship .	Japan				·
Post Office A	ddress · same	as residence			
:					

United States Patent & Trademark Office Office of Initial Patent Examination -- Scanning Division



application deficiencies	were foun	d during scanning:		
☐ Page(s) for scanning.	of	(Document title)		were not present
□ Page(s) for scanning. No certific		(Document title)	mail	were not present
□ Scanned copy is	hest availah	ale.		